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Abstract—This paper proposes a novel and highly scalable
multistage packet-switch design based on Networks-on-Chip
(NoC). In particular, we describe a three-stage Clos packet-switch
fabric with a Round-Robin packets dispatching scheme where
each central stage module is an Output-Queued Unidirectional
NoC (OQ-UDN), instead of the conventional single-hop crossbar.
We test the switch performance under different traffic profiles.
In addition to experimental results, we present an analytical
approximation for the theoretical throughput of the switch
under Bernoulli i.i.d arrivals. We also provide an upper-bound
estimation of the end-to-end blocking probability in the proposed
switch to help predict performance and to optimize the design.
Keywords—Next-Generation Networking, DCN, Clos-network
switch, NoC, Analytical model
I. INTRODUCTION
With the help of new designed switching architectures,
large-scale networks such as Data Center Networks (DCNs)
became able to process petabytes of data. Although the global
DCN’s reliability directly relies on the global design factors
(network architecture, cabling, cooling, etc.), the performance
of individual switches/routers can be a bottleneck. DCNs
adopt commodity multistage switches/routers that demonstrate
little scalability or prohibitive and complex implementation
costs [1]. A step up in the design of switching architectures
consists on building high-performance NoC fabrics to mitigate
a number of limitations inherent to conventional single-hop
crossbars, including scalability1, port speed and path diversity
[2]. The purpose of this work is to design a highly scalable
packet switch architecture that takes advantage of both a
multistage design and NoCs.
After the design step, comes the evaluation of any switch-
ing architecture which is usually performed using simulations.
The fundamental limitation of event-driven simulations, is that
they are extremely slow for large-scale systems. Simulators, of-
ten provide little insight on how the different design parameters
affect the actual switch performance. The analytical models,
however, allow fine-grained analysis and fast evaluation of
large systems in early design phase. They also allow rapid
trade-off investigations for the switching architecture, acceler-
ate the estimation of the major metrics and ease the design
process. In this paper, we suggest a multistage packet-switch
suitable for DCNs environments in which we merge a Clos
macro-design [3] and an OQ-UDN micro-design. We propose
an analytical model to characterize the switch throughput using
queuing models and Markov chains analysis. Besides, we
1Scalability mainly reports to the port count and the amount of traffic load.
estimate an upper bound on the overall blocking probability
in the proposed architecture and we compare our model to
simulation results.
The reminder of the paper is structured as follows: Section
II discusses related work. We describe a three-stage Clos-
network switch with OQ-UDN modules and we give details of
the analytical modeling of the switch throughput in section III.
In section IV, we give an estimate of the blocking probability
in the OQ Clos-UDN. Our results are presented in section V
and section VI concludes the paper.
II. RELATED WORK
NoC fabrics for packet switching have been proposed in
some of the latest works [2] [4] [5]. The design approach offers
high throughput, low latency and pipelined scheduling. Given
the multi-hop fabric nature, the traffic load gets better bal-
anced. Besides, NoC-based packets switches provide speedup
and decouple performance/cost dependency to allow a sub-
quadratic growth of the fabric’s cost as compared to common
single-hop crossbars. Recently, a three-stage Clos switch with
Input-Queued NoC-based modules (UDN) on the central stage
was proposed in [5]. The architecture presents good scalability
and parametrization features. However, on-grid routers of the
UDNs middle stage modules, require intrinsic speedup for
the whole switch to achieve good performance. With output
queuing, bandwidth of the UDNs internal interconnects is
increased allowing multiple packets to be forwarded at the
same time to the same output port where they get queued
for transmission on links of the subsequent node. OQ mini-
routers (MRs) have several advantages over IQ routers. Mainly,
packets in an OQ architecture are delayed by fixed amount
unlike IQ routers where contention for links causes delay
variations. In this work we propose a three-stage Clos packet
switch with OQ UDNs, to provide statistical performance
guarantees. We assume that today’s technological advances in
the field of memory design and synthesis allow the integration
of OQ-UDN modules which links run at speedup of 3 for
reasonable costs. In what follows of this work, we evaluate the
switch performance by simulations, we suggest an analytical
model of the switch throughput and we approximate the
blocking probability of the switching architecture.
Many works propose modeling of NoCs and NoC-based
switching fabrics. In 2009, Elmiligi et al. proposed an empiri-
cal model to address the queue size problem in OQ routers
for NoCs using Markov chains analysis [6]. In a different
approach, authors of [7] introduced a low complexity analytic
approach for the mean analysis of some performance metrics
of NoCs. In 2010, Suboh et al. proposed a Network Calculus-
based methodology to evaluate the latency, throughput and
cost metrics of a NoC-based architecture [8]. In 2012, Fischer
and Fettweis presented accurate service estimation model for
Round Robin arbiters used in Input-Queued NoC fabrics. The
approach is interesting as it takes into account contention of
multiple concurrent inputs and characteristics of a RR arbitra-
tion [9]. In a similar way in [10], authors considered the flow-
control feedback probability between adjacent routers of a NoC
to evaluate the performance of the network. Another approach
based on G/G/1 queues and priority queues is presented in [11]
to estimate the latency in the network. In 2015, Karadeniz et
al. presented a low-complexity model for single-stage switch
based on Network-on-Chip and OQ routers [4]. This paper
suggests analytical models for the throughput and blocking
probability of the OQ Clos-UDN switch.
III. THROUGHPUT ANALYSIS OF THE OQ CLOS-UDN
SWITCH
In essence, the design of the switch lifts the performance of
the network. We discuss a new multistage switching architec-
ture where we use Output-Queued UDN modules. Our design
approach relies on a three-stage Clos macro architecture for its
reliability and non-blockingness feature. We alter the classical
crossbar/memory modules in the central stage of the Clos-
network to plug OQ-UDN modules for additional scalability2.
A. Terminology of the switch architecture
The following is a description of the terminology that we
will use throughout this paper. As represented in Fig. 1, the first
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Fig. 1: (N×N ) three-stage OQ Clos-UDN packet-switch architecture
stage of the OQ Clos-UDN comprises k Input Modules (IMs),
each of which is of size (n ×m). The second stage is made
of m output queued UDN fabric modules, each of dimension
(k × M )3. The third stage consists of k Output Modules
(OMs), each of which has (m × n) dimension. Although it
2The NoC design makes the proposed switching architecture easily ex-
pandable unlike the conventional designs that rely on crossbars and memory
banks. As our simulations shall demonstrate, varying the NoC-based modules’
parameters contributes to better performance.
3Unlike conventional Clos networks, the central modules of the OQ Clos-
UDN can be of size (k×M ) crosspoints, where M refers to the NoC depth
and M ≤ k.
can be general4, the proposed OQ Clos-UDN architecture has
an expansion factor mn = 1, making it a Benes lowest-cost
practical non-blocking fabric. An IM(i ) has m FIFOs each of
which is associated to one of the m output links denoted as
LI(i , r ). An LI(i , r ) is related to a Central Module (CM(r )).
Because m = n, each FIFO(i, r) of an input module, IM(i ),
is associated to one input port. It can receive at most one
packet and send at most one packet to one central module at
every time slot. A CM(r ) has k output links, each of which is
denoted as LC(r , j ) and is connected to OM(j ). OM(j ) has n
Output Ports, each of which is denoted OP(j , h) and to which
is associated an output buffer. An output buffer can receive at
most m packets and forward one packet to the output line at
every time slot. A CM is defined by the 2-tuple (k,M) where
k is the number of I/O ports and M is the depth of the mesh
(i.e. the number of pipeline stages). Each mini router has two
or three I/Os (referred to as degree of a router) depending on
its position on the grid. We use a deadlock-free NoC routing
algorithm (′Modulo XY ′) and a credit-based flow control
mechanism to avoid elastic buffers.
The terms packet and cell will be used interchangeably in
the paper. For simplicity, we consider that packets are of fixed-
size with relative routing information stored to their headers.
We use the store-and-forward switching mode to transfer traffic
across the NoC modules. Several routes exist between blocks
of the different stages of the Clos-network. We use a RR
selection to depict routes between any element in the input
stage and the central stage of the network. We consider the
following hypothesis: On each input of the first stage, cells
are generated according to independent Bernoulli process. We
assume that the selection of the LI links is equidistributed
and that the equidistribution of paths holds for all stages of
the Clos-network [12]. Hence, we can break the analysis to
separately model the switching stages of the OQ Clos-UDN
architecture. We build an approximated analytical model to get
the switch performance mainly by making use of the queuing
theory and Markov chains. The set of eventual parameter
values that impact performance of the OQ Clos-UDN switch
is very large. However, we focus on the (k ×M ) OQ-UDN
modules in the middle stage of the Clos switch as the first and
last modules’ blcks passively forward packets to and from the
CMs.
B. Inside the OQ-UDN: Modeling the output-queues
The size of the on-chip queues of MRs impacts not only
the small routers performance, but also the silicon area of
the design. It is common practice to study the finite capacity
queues using Markov chains. In case of the OQ-UDN, all
output-queues are of fixed size B. Fig. 2 is a simplified
view of one MR. Output buffers work simultaneously. They
serve as FIFOs and every output has n′ input ports serving
it (n′ = 2 or 3 depending on the MR coordinates in the
mesh). Before proceeding, we suppose that packets arrival is
a Bernoulli process and that Parr is the probability that a
packet arrives to an output of the MR. We assume that outputs
have deterministic service rate λout that is the same as the
4The multistage switch can of course be of any size, where m ≥ n. This
would simply require packets insertion policy in the FIFOs should we need
to maintain low-bandwidth FIFOs. We consider this to be out of the scope of
the current work.
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Fig. 2: Block diagram for a mini-router of the Output Queued UDN
switching module
probability of packets departure from the output queue Pdep.
The arrival times and service times are independent and can
happen at the same time step. We propose an M/D/1/B queue
model to represent an output queue in a MR. Fig. 3 shows
the state transition diagram for a single discrete-time M/D/1/B
queue where the transition probabilities of a packet moving
from one state to another are obtained by considering the
ways in which a cell can move between the two states and
the probabilities for movements. The state transition in the
output queues of the MR mainly consists of two phases: First,
check the availability of the buffer space at the subsequent
queue and second, move packets forward by one NoC stage.
For the M/D/1/B queue, changes in the queue size occur by
at most one per time step [6]. We note b = 1 − parr. The
probability that a packet remains in the output queue is given
by d = 1−λout. To describe the state transition diagram for the
output queue we define the following intermediate variables:
– α: The probability that a packet arrives to the output
buffer but it do not leave it at the current time step.
This causes the number of packets in the output queue
to increment by a unit.
– β: The probability that a previously arriving cell leaves
the output queue. This decrements the number of
queued cells in the buffer.
– f : The probability that the queue size remains intact.
This can happen in one of two possible scenarios: A
currently arrived cell leaves the output queue or no cell
arrives or gets removed from the queue at the current
time step.
The state transition diagram for the output queue is shown
in the following Fig. 3. The transition matrix of the output
0 1 2 B
   

1 1
ff
. . .
Fig. 3: State transition diagram for a MR output buffer of size B
modeled as an M/D/1/B queue
queue is another way to represent information about its state
variation. It can be written as:
P =


α0 β 0 . . . 0 0 0
α f β . . . 0 0 0
0 α f . . . 0 0 0
...
...
...
. . .
...
...
...
0 0 0 . . . f β 0
0 0 0 . . . α f β
0 0 0 . . . 0 α β0


where:
α = parr d = parr (1− λout) (1)
β = (1− parr) λout (2)
f = parr λout + b d
= 2 parr λout + 1− (λout + parr)
= 1− (α+ β)
(3)
and α0 = 1 − α and β0 = 1 − β. We define the state
vector S where every component si indicates the probability
of finding the queuing system in state si at that time step [13]
and where the first element s0 reflects the probability that the
queue is empty while sB is the probability that the queue is
full.
S = [s0 s1 s2 . . . sB ]
t
In order to compete the steady state vector elements, we
write the equilibrium condition for the output buffer PS = S.
This yields the following set of difference equations:
{
αs0 − βs1 = 0
αsi−1 − gsi + βsi+1 = 0, 0 < i < B
(4)
where g = α+ β.
We resolve the system of equations in (4) by induction and
we conclude a generic form of si as presented in (5).
si = (
α
β
)i s0, 0 ≤ i ≤ B (5)
The OQ state of occupancy can be one among the si states
at a given time step which means that
∑B
i=0 si = 1. We deduce
the probability s0 that the queue is empty.
s0 =
1− τ
1− τB+1
(6)
Where τ is the magnitude of the distribution vector S given
by:
τ =
α
β
=
Parr(1− λout)
λout(1− Parr)
(7)
Finally, we express the throughput of a single M/D/1/B
queue [14].
thM/D/1/B = Parr λout s0 +
B∑
i=1
λout si (8)
C. Characterization of the throughput of Clos-UDN switch
The throughput of the switch is the rate of packets delivered
to their ultimate destinations. At low traffic loads, the delivery
rate is equal to the packets arrival rate while it saturates with
the increasing load [13]. Factors contributing to the throughput
saturation are substantially the topology of the network, the
routing algorithm and the feedback control mechanisms (if any
is used). The current switching architecture can be described
as a nested network in which exits of the MRs in the last
column of the OQ-UDN modules are related to output buffers
in the OMs. For the sake of comparison with simulated switch
performance, we consider that buffers of the OMs have infinite
capacity, which means that analyzing the throughput of the OQ
Clos-UDN switch can be reduced to evaluating the packets
delivery rate in the OQ-UDN modules.
(a) (b) (c)
Fig. 4: Types of MRs in an OQ-UDN switch based on the degree of
routers
The OQ-UDN switching fabric consists of three differ-
ent types of MRs based on the degree of the routers as
Fig. 4 shows. Overall there are 2M MRs of degree 2 and
M(k − 2) routers of degree 3. As we mentioned earlier, the
central modules are supposed to work independently. Hence, to
characterize the total throughput of the multistage switch, we
analyze the average number of packets that exit one central
block. At this level, we assume that packet arrivals to a
given node on the NoC grid (MR) and the departure process
are independent of each other which means that the average
throughput of a single OQ-UDN module can be seen as the
summed contributions of the last column’s MRs. It can be
described using the following equation:
ThCM =
2∑
(thdeg2) +
k−2∑
(thdeg3) (9)
Where thdeg2 and thdeg3 are respectively, the throughput of
MRs of degree 2 and degree 3. Since all I/O(s) of a MR work
independently and simultaneously to contribute to the average
throughput of the node, we can express thdeg2 and thdeg3 using
(11) as a summation of as many M/D/1/B queues as the degree
of the MR.
IV. END-TO-END BLOCKING PROBABILITY IN THE
SWITCH
Output buffers of the MRs are limited in capacity which
means that it is necessary to control packets transfer to them.
Under certain traffic patterns, packet flows invading output
queues may rise the network’s blocking attitude. Generally,
in complex networks, deriving the end-to-end blocking prob-
ability of a path would be straightforward from the individual
blocking probability of a single link (unitary portion of the
path) if we assume that they are statistically independent.
However, there are constraints that introduce dependencies. In
case of the OQ-UDN switch, a path is made of passive input
links (i.e. that eventually impose no real constraints on packets
transfer) and queues at the output ports of the on-grid routers.
It is mainly the availability of the buffering resource in outputs
of the downstream MRs that result in dependencies and adds
complexity to what could be a simple estimation of the end-
to-end blocking probability. In this section we show that it is
possible to estimate an upper-bound on the probability that any
path in the OQ-UDN switch is blocked.
A. Feedback flow-control probability in a single output queue
Let Pctr, be the probability that an output queue issues
a feedback control signal at a time step. Referring to our
previous analysis, we can see that sB indicates the transition
state where a single output port’s buffer is fully occupied which
corresponds to the probability of the flow-control feedback
generation. We have:
Pctr = sB = τ
B 1− τ
1− τB+1
(10)
B. Upper bound on the end-to-end blocking probability in the
central modules
We consider the following model. We call node, any MR
on the grid of a central module. A path (also called route) is a
set of successive links and output buffers that a packet has to
cross from a source node to a destination node. Let 1, . . . ,m,
be the set of output buffers of the OQ-UDN module and R,
the set of paths in the mesh network where each route r ∈ R
is a non empty set of output buffers connected by means of
intermediate links. The end-to-end blocking probability of a
route r in the OQ-UDN fabric is bounded by the sum of the
blocking probabilities of its output queues.
B(r) ≤
χ∑
j=1
Pctr(j) (11)
Where χ is the number of buffers that belong to route r.
Proof : We prove (11) in two stages: First, we approach
the availability probability in the central modules of the OQ
Clos-UDN switch, then we infer an upper bound for the
blocking probability. We define Rrj ⊆ R, rj = 1, . . . ,m, the
subset of paths that intersect in output buffer j. We assume that
Rrj 6= ∅ and that at the steady state of the switch, an output
buffer is used by at least one path in R. For our analysis, we
denote νr, the offered end-to-end traffic load for a given route
r ∈ R.
We assume that traffic getting out of the IMs of the OQ
Clos-UDN switch is still stationary. Although we consider
uniform traffic, the proof stands even for an arbitrary traffic
type. At this point, we have no idea about the traffic intensity
ρj entering an output buffer at a time since it is not an input
parameter like νr. However, this proportion of traffic is the
superposition of the load carried over the previous stretch of
a given path. Clearly, ρj depends on the availability of the
upstream MRs’ output buffers that may in turn depend on other
factors.
A path is said to be blocked with a probability B(r), if and
only if at least one of the buffers that a packet must go to on its
route is blocked. The blocking probability of any output buffer
is an increasing function of its input traffic intensity. Diversely,
the availability probability is a decreasing function of the same
parameter. The blocking events may not be simply independent
of other buffers somewhere located in the mesh network which
makes the situation delicate to handle mathematically [15].
Therefore, we choose to go for an estimation of an upper bound
of the end-to-end blocking probability of a route rather then
determining an exact value for B(r).
We suppose that a route has χ buffers and that for any
output queue, with an input load ρj , the blocking probability
is Pctr(j) (evaluated in sub-section IV-A). We introduce a set
of useful terms that will be used to prove (11).
Let αr(ρj) = αrj , be the probability that an output queue
is available in route r. We call route r ∈ R, available with
a probability A(r), if the whole set of output queues on the
path are simultaneously available. Since output buffers of MRs
are not necessarily independent, then the availability of the
set of buffers all along a path is not always the product of
the individual buffers availability probabilities. In other words,
A(r) 6= νr
∏
j∈r
(1− Pctr(j)), r ∈ R. Note that if r = rj , then
A(r) = (1−Pctr(j)). We denote r
[j], the j first output queues
on the initial segment of the route r where j ≤ |χ|. If the initial
segment is such that j = 0, then the route is an empty set of
buffers for which we define A(∅) = 1.
We show that with arbitrary dependency pattern, the prob-
ability that a route r ∈ R is available always satisfies the
following equation:
A(r) =
χ∏
j=1
αrj

 ∑
s∈Rrj
νs A(s− r
[j])

 ; r ∈ R \ {∅} (12)
To prove (12), we consider R˜, such that R˜ = R \ {∅}. If
χ = 1, then r = r1 and we simply have
A(r1) = αr1

 ∑
s∈Rr1
νs A(s− r1)


︸ ︷︷ ︸
ψ
(13)
The term ψ is the sum of the traffic intensities offered
on all routes that contain output queue r1 multiplied by the
probability that the remaining stretch of the route s ∈ Rr1 is
available (A(s−r1)). We can describe ψ as the route−carried
traffic load that ends up at queue r1 and that we previously
denoted as ρ1. From (13) we can write A(r1) = αr1(ρ1) =
αr1 . Hence (12) holds for χ = 1.
In the following, we shall prove that the system of equa-
tions in (12) is still valid for routes of length χ > 1. We
introduce the set of events ej , j = 1, . . . , χ to mark whenever
an output queue is available with the probability Pr(ej). The
probability that the whole path is not blocked can be expressed
as a conditional probability in such a way that the availability
of a set of outputs in the route depend on the all previous
buffers.
A(r) = Pr(e1)
Pr(e1e2)
Pr(e1)
. . .
P r(e1e2 . . . eχ)
Pr(e1e2 . . . eχ−1)
= Pr(e1)
χ∏
j=2
Pr(ek|ej−1 . . . e1)
(14)
Using the initial input traffic load of a route r and the
number of buffers that a packet runs through, we compute
A(r). Clearly, the probability of availability of the route r
concerns with the remaining subset of queues after we exclude
the first j buffers as (14) shows. In other terms, it depends on
r−{r1}−{rj−1, . . . r1} = r−r
[j]. Finally, we can write (14)
in a different way:
Pr(ej |ej−1 . . . e1) = αrj

 ∑
s∈Rrj
νs A(s− r
[j])

 (15)
Taking into account that Pr(e1) = A({r1}) = αr1 and using
the system of equations in (15), we infer (12).
Being a probability, the factor A(r − r[j]) ≤ 1. Thus
removing A(r− r[j]) from the right-hand side of (12), should
result in the following inequality:
A(r) ≥
χ∏
j=1
αrj

 ∑
s∈Rrj
νs

 ≥ χ∏
j=1
αrj (ρ˘j) (16)
Where ρ˘j =
∑
s∈Rrj
νs, is the traffic intensity that results
in queue rj from all routes r ∈ Rrj . Since in general
1 −
S∏
s=1
a(j) ≤
S∑
s=1
(1− a(i)), we derive an upper bound on
B(r).
B(r) ≤ 1−
χ∏
j=1
αrj (ρ˘j) ≤
χ∑
j=1

1− αrj (ρ˘j︸ ︷︷ ︸
Pctr(j)
)

 (17)
We conclude (11).
V. PERFORMANCE EVALUATION
In the first part of this section, we compare the analytical
results to simulation outputs. Next, we present further per-
formance analysis of the switch’s performance for different
settings. The parameter k denotes the number of I/O ports of
the Clos switch’s central modules and M is the depth of the
2-D mesh. Buffer Depth BD of on-chip output queues is set
to the default value of 3.
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Fig. 5: Analytical model Versus simulations under Bernoulli i.i.d traffic
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Fig. 6: Delay performance of MSM, MMM, IQ Clos-UDN and OQ Clos-UDN, BD = 3
A. Analysis of the theoretical model
1) Throughput performance of the switch: To demonstrate
the accuracy of our approximation, we compare the analytical
results to the simulations for variable switch sizes and a
minimum MRs’ buffers depth, BD = 3. Fig. 5(a) shows
the variation of percentage of throughput under Bernoulli i.i.d
arrivals. The proportion of throughput increases linearly when
the input load increases because of the number of packets
generated. We can see that the values obtained using the ana-
lytical model approach those of simulation. Under light loads,
simulations perfectly match the analytical model. We note that
for a single-stage OQ-UDN, the deviation is about 4.5% under
relatively medium input loads. This margin increases when
the number of ports gets higher and the traffic load becomes
heavier. According to Fig. 5(b), the more we increase the
switch size, the bounded becomes our approximation. The fact
that we simplified the model by dropping some architectural
considerations, partially accounts for this lack of accuracy.
However, deviation still do no not go beyond 7.98% for the
smallest single-stage switch of size (4 × 4) and 5.2% for a
(64× 64) multistage OQ Clos-UDN.
2) Blocking in the switch: Given the OQ Clos-UDN switch
topology and the assumptions that we made for the analytical
analysis, we argue that the central modules are the one and
only bottleneck of the design. Hence tracing B(r) of the in-
termediate stages, reflects the same behavior in the multistage
switch operating under uniform traffic. We consider a switch
of size (64 × 64) that can work as a standalone single stage
switch, or be plugged into the middle stage of the Clos-network
architecture (for larger switch valencies). We set the output
queues size to the default value BD = 3 and we consider a
Bernoulli uniform traffic. Note that the proposed mathematical
approximation of B(r) approaches the curves’ envelopes.
Overall, the blocking probability rises exponentially with an
increasing input load as Fig. 5(c) shows. For light workload
intensities, the network is hardly blocking. Regardless of the
value ofM , B(r) is less than 10−5. In the worst-case scenario
where we set M = k/16 = 4, we note an average error that
is around 3.9× 10−6.
B. Further experiments
We further study the switch performance using an event-
driven simulator for various settings. We show that our design
is scalable to switch size and robust to traffic variability [16].
In Fig. 6(a), we compare the delay performance of the current
switch to Memory-Space-Memory (MSM) with the iterative
Concurrent Round Robin Dispatching algorithm (CRRD) [17],
Memory-Memory-Memory (MMM) [18] and the IQ Clos-
UDN switches [5]. Our proposal outperforms MSM under
heavy workloads. It always provide full throughput unlike
the IQ Clos-UDN switch that saturates at around 90% if no
speedup is used (SP = 1). A fully buffered architecture offers
lower delays. Yet, large crosspoint buffers are required to
achieve full throughput. On the contrary, our switch running
with small on-chip buffers (BD = 3) and M = k/4 (that is
only equal to 4 for (256 × 256) switch ports) ensures almost
constant delay variations and high throughput.
Fig. 6(b) depicts the average delay in the different switch-
ing architectures under bursty uniform traffic with bursts
worth of 10 packets, each. Our simulations show that heavy
bursts arrivals make both MSM and MMM perform poorly.
Moreover, MMM do not achieve full throughput even if the
middle stage buffers’ size is increased to 16 packets, each. The
flexibility of Networks-on-Chip, Clos interconnect pattern and
the dynamic packets dispatching collaborate to better distribute
the load and to conserve high throughput.
We consider a more realistic traffic where the load distri-
bution among the switch inputs vary based on an unbalancing
coefficient ω ∈ [0, 1] indicates the nature of the traffic. If
ω = 0.5, then, the switch deals with hot-spot traffic. Fig.
6(c) shows the delay performance of different switches with
variable settings, a variable input load and ω = 0.5. As for
uniform arrivals (Fig. 6(a) and Fig. 6(b)), the OQ Clos-UDN
outperforms MSM switch with CRRD scheduling. IQ and OQ
Clos-UDN switches have comparable delay performance if the
architectural parameters are properly set (mainly speedup and
M for the input-queued type andM and BD for an OQ-UDN
module). Although both designs are highly customizable, an
input-queued Clos-UDN with no speedup and M = k = 8 do
not provide full throughput.
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Fig. 7: Throughput stability of different switching architectures for
(64× 64) switch and variable ω.
As shown in Fig. 7, IQ Clos-UDN with full depth (M =
k = 8) and SP = 1 delivers 90% throughput. MMM provides
better throughput than MSM which throughput saturates at
60% if CRRD is iterated four times (iter = 4) and ω = 0.5.
OQ Clos-UDN gives full throughput under the whole range
of ω even when minimum settings are used (BD = 3 and
M = k/4 = 2, for a (64× 64) switch).
VI. CONCLUSION
We propose a highly-scalable multistage switching archi-
tecture for DCN environments based on NoCs and Output
Queuing. We study the performance of the switch by simu-
lations and we propose an analytical approximation for the
theoretical throughput that the switch achieves. Although we
dropped some architectural considerations and we imposed
independence assumptions to simplify the model, the exper-
imental results still show that the average deviation of the
model is about 7.9% for single stage OQ-UDN (size < 64) and
around 5.2% for a Clos-UDN switch (size ≥ 64). Furthermore,
we estimated an upper bound on the end-to-end blocking
probability in the central modules of the OQ Clos-UDN
switch taking into consideration inter-dependencies that the
architectural design imposes. Results show that for Bernoulli
i.i.d packet arrivals, the model approaches simulation results.
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